Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators

[Home ]		[ فارسی ]

Main Menu

Home

About

Research

People

Facilities

Sientific Nwes & Events

Contact Us

Useful links

Photo Album

Research Lab.

Search in website

IJEEE

Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators

| Post date: 2023/12/14 |

Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators

Majid Nezarat
School of Electrical Engineering
Iran University of Science and Technology
Tehran, Iran

Hadi Shahriar Shahhoseini
School of Electrical Engineering
Iran University of Science and Technology
Tehran, Iran

Masoomeh Momeni
School of Electrical Engineering
Iran University of Science and Technology
Tehran, Iran

PDF │ Abstract │ Keywords │ References │ Cite This

Abstract:
3D Network on Chips (NoCs) have been widely used in recent years to improve the performance comparing 2D NoCs. They employ TSVs to connect different layers in the stack of layers of the network. Since the fabrication cost of these TSVs is an important challenge in 3D NoCs, most of them are partially connected. In this paper a thermal-aware routing algorithm is proposed to uniform thermal distribution in a partially connected NoC. In the proposed algorithm, routing procedures are performed based on the measured temperature of routers in each cycle. 3D routers propagate an index that shows their location and distance to other routers. The value of these indexes have been dynamically updated to be proportional to the temperature of the routers. Employing this method causes the 3D router to receive fewer packets with higher temperatures, which reduces the possibility of creating a hotspot. Also, 2D routers are prevented from overheating by powering off them during the inner-layer routing. The simulation results show that the proposed routing outperforms related thermal-aware routing algorithms by 50% network latency reduction, while the power consumptions reduced at least 9%.

Keywords: Network-on-chip; Routing; Performance evaluation; Power consumption

References:
[1] V. Catania, A. Mineo, S. Monteleone, M. Palesi, and D. Patti D, "Noxim: an open, extensible and cycle-accurate network on chip simulator," In: 2015 IEEE 26th international conference on application-specific systems, architectures and processors (ASAP), 2015, pp. 162–163‏.
[2] Y. Cui, S. Prabhakar, H. Zhao, S. Mohanty, and J. Fang, "A low-cost conflict-free NoC architecture for heterogeneous multicore systems," In: 2020 IEEE computer society annual symposium on VLSI (ISVLSI), 2020, pp. 300–305.
[3] R. Dash, A. Majumdar, V. Pangracious, A.K. Turuk, and J.L. Risco-Martin, "ATAR: an adaptive thermal-aware routing algorithm for 3-D network-on-chip systems," IEEE Trans Compon Packag Manuf Technol, vol. 8, no. 12, pp. 2122–2129, 2018.
[4] F. Dubois, A. Sheibanyrad, F. Petrot, and M. Bahmani, "Elevator-first: a deadlock-free distributed routing algorithm for vertically partially connected 3d-nocs," IEEE Trans Comput, vol. 62, no. 3, pp. 609–615, 2023.
[5] K. Indragandhi, P.K. Jawahar, "Core performance based packet priority router for NoC-based heterogeneous multicore processor," In: Satapathy SC et al (eds) Intelligent system design, Springer, Singapore, pp. 389–397, 2021.
[6] K.Y. Jheng, C.H. Chao, H.Y. Wang, and A.Y. Wu, "Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip," In: Proceedings of 2010 international symposium on VLSI design, automation and test, 2010, pp. 135–138.
[7] A.M. Rahmani, K.R. Vaddina, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen, "Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip," IET Circuits Dev Syst, vol. 6, no. 5, pp. 308–321, 2012.
[8] R. Salamat, M. Khayambashi, M. Ebrahimi, and N. Bagherzadeh, "A resilient routing algorithm with formal reliability analysis for partially connected 3D-NoCs," IEEE Trans Comput, vol. 65, no. 11, pp. 3265–3279, 2016.
[9] A. Sheibanyrad, F. Pétrot, and A. Jantsch, "3D integration for NoC-based SoC architectures," Springer. ISBN: 978-1-4419-7618-5, 2011.
[10] V. Soteriou, T. Theocharides, and E. Kakoulli, "A holistic approach towards intelligent hotspot prevention in network-on-chip-based multicores," IEEE Trans Comput vol. 65, no. 3, pp. 819–833, 2015.
[11] E. Taheri, K. Mohammadi, and A. Patooghy, "ON–OFF: a reactive routing algorithm for dynamic thermal management in 3D NoCs," IET Comput Digital Tech, vol. 13, no. 1, pp. 11–19, 2019a.
[12] E. Taheri E, M. Isakov, A. Patooghy, and M.A. Kinsy, "Addressing a new class of reliability threats in 3-D network-on-chips," IEEE Trans Comput Aided Des Integr Circuits Syst, vol. 39, no. 7, pp. 1358–1371, 2019b .
[13] X. Wang X, Y. Jiang, M. Yang, H. Li, and T. Mak, "HRC: A 3D NoC architecture with genuine support for runtime thermal-aware task management," IEEE Trans Comput, vol. 66, no. 10, pp.1 676–1688, 2017.
[14] L. Wang, X. Wang, H.F. Leung, and T. Mak, "A non-minimal routing algorithm for aging mitigation in 2D-mesh NoCs," IEEE Trans Comput Aided Des Integr Circuits Syst, vol. 38, no. 7, pp. 1373–1377, 2018.
[15] H. Zhao H, X. Cheng, S.P. Mohanty, and J. Fang, "Designing scalable hybrid wireless NoC for GPGPUs," In: 2018 IEEE computer society annual symposium on VLSI (ISVLSI), 2018, pp. 703–708.
[16] H. Zheng, K. Wang, and A. Louri, "Adapt-NoC: a flexible network-on-chip design for heterogeneous many core architectures," In: 2021 IEEE international symposium on high-performance computer architecture (HPCA), 2021, pp. 723–735.

Cite this paper as:
Nezarat, M., Shahhoseini, H.S. and Momeni, M., 2023. Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators. Journal of Ambient Intelligence and Humanized Computing, 14(8), pp.10731-10744.

View: 81 Time(s) | Print: 13 Time(s) | Email: 0 Time(s) | 0 Comment(s)

کلیه حقوق مادی و معنوی این سایت متعلق به پژوهشکده الکترونیک می باشد . نقل هرگونه مطلب با ذکر منبع بلامانع می باشد .